Senior engineer technology layout (f/m/div)
VillachInfineon Technologies AG
...Program parametric layout cells (Cadence Skill) Elaborate and implement automated design rule check Execute tape-out of new test chips, place mask orders and verify final data Document designs of test structures and devices Your ProfileQualifications and skills to help you succeed A higher technical school (HTL) or university [...]
Kategorie Recht