Staff engineer functional digital verification (f/m/div)
VillachInfineon Technologies AG
...(UVM) and Constrained Random approach Execute tests in these environments on RTL and gate-level and debug issues in design and verification environments Closely cooperate with analog and digital designers as well as concept and other verification engineers Mentoring of junior colleagues, consultants, and studentsYour profile [...]
Kategorie Recht