Digital verification engineer (f/m/div)
VillachInfineon Technologies AG
...apply Hands-on experience through internships or academic projects in digital design or verification is highly valued Languages: Proficiency in SystemVerilog is mandatory. Solid understanding of Object-Oriented Programming (OOP) concepts Methodologies: Strong knowledge of Universal Verification Methodology (UVM) components and [...]
Kategorie Recht