Senior staff engineer verification (f/m/div)
VillachInfineon Technologies AG
...(UVM) and Constrained Random approach Execute tests in these environments on RTL and gate-level and debug issues in design and verification environments Lead and coordinate other verification engineers in projects Closely cooperate with analog and digitaldesigners as well as concept and other verification engineers Mentoring of [...]
Kategorie Recht