Senior staff engineer verification (f/m/div)
VillachInfineon Technologies AG
...verification strategies for Mixed-Signal designs, ensuring robust coverage and quality standards from the ground up Design and refine scalable verification environments using SystemVerilog, UVM, and Constrained Random methodologies to enhance testing precision Run rigorous tests at both RTL and gate levels, [...]
Kategorie Recht