Digital verification engineer (f/m/div)
VillachInfineon Technologies AG
...comprehensive verification environments for Automotive MCU IPs using SystemVerilog and Universal Verification Methodology (UVM) Test Development: Create directed tests, random constraint-based tests, and coverage-driven test plans to ensure functional correctness Metrics Analysis: Monitor, analyze, and report on verification [...]
Kategorie Recht